Abstract -Different source field plate (FP) connections are compared for the all-GaN integrated cascode device to address the capacitance matching and turn-off controllability issues reported in the conventional GaN plus Si cascode. The experimental results suggest that the cascode device with an FP connected to the source terminal can significantly suppress the off-state internode voltage, leading to minimized capacitive energy loss and reduced overvoltage stress at the internode. This is attributed to the reduced ratio of the drain-source capacitance of the depletion mode cascode part to the total capacitance at the cascode internode. An additional FP on the E-mode cascode part is proposed to further suppress the off-state internode voltage and benefit the device. Cascode devices with the source FP connecting to the enhancement mode gate have an improved switching controllability via gate resistance during turn-off and hence enhanced dv/dt immunity in the drain loop.
Field Plate Designs in All-GaN Cascode Heterojunction Field-Effect Transistors overstress can drive the E-mode Si device into avalanche during the turn-off transient, causing additional losses for the hybrid cascode [4] , [5] . Although the avalanche effect does not apply to the all-GaN integrated cascode device, a large OFF-state internode voltage can increase both the breakdown voltage requirement of the E-mode part and capacitive energy loss at the internode. Second, the turn-off speed of the cascode devices is reported to be uncontrollable via the gate resistance (R G ) as a result of the reduced Miller effect, which can cause an issue when control over the switching speed is required to suppress the ringing effect [8] , [9] .
Adding an external capacitor between the drain and source of the Si device was proposed in [4] and [5] to match the capacitance in the hybrid cascode device and prevent the Si device from being driven into avalanche during turn-off. Likewise, external capacitors and resistors were proposed to improve the turn-off controllability issue for the cascode devices [8] , [9] . However, the use of external components has several drawbacks which includes additional parasitic inductance, and presents challenges in the device packaging [8] , [9] .
Field plates (FPs) are commonly employed in GaN HFETs to moderate the surface electric field and hence lead to an increase in the breakdown voltage and suppression of surfacerelated dynamic R ON [10] , [11] . In addition, FP incorporation may also lead to a change in intrinsic capacitances of the transistor depending on the connection method of FPs [12] , [13] . Compared to standalone GaN HFETs, FP of the D-mode part in the cascode device has the flexibility to connect to different locations without the worry of the Miller effect, as the effective Miller capacitance is shifted to the gate-drain capacitance of the E-mode part (C GD−E ) [1] . In addition, 0018-9383 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. different connections redistribute the FP-induced capacitances and thus affect the switching behavior of the cascode device. The connection of FP is, hence, important to realize the full optimization of the integrated cascode device [1] but has not previously been discussed. In this paper, we examine five different FP connections and compare their influence on the switching performance of the integrated cascode device. We shed new light on the effect of different FP configurations and demonstrate how both capacitance matching and switching controllability issues can be addressed without increasing the parasitics. Fig. 2 shows the all-GaN integrated cascode device with five different FP structures (Devices A-E). All the devices were fabricated on a GaN-on-Si substrate with the standard GaN HFET fabrication procedure described in [1] . The Emode operation was achieved by CHF 3 plasma treatment in a reactive-ion etch system plus a nominally 20-nmthick SiN x gate dielectric. The D-mode gate also features a metal-insulator-semiconductor structure with 20-nm-thick SiN x to improve the current handling of the integrated cascode device [1] . A 70-nm SiN x was deposited using plasmaenhanced chemical vapor deposition as the first passivation to support the T-shaped gate wings and 200-nm SiN x was used as the second passivation for FPs. The E-mode parts for all Table I shows the summary of different FP connections for all the fabricated devices. An additional pad to access the internode of the cascode was added to all multifinger cascode devices, enabling the potential at the internode to be monitored during the switching measurements (shown in the inset of 
II. FP DESIGN AND DC CHARACTERISTICS

III. EXPERIMENTAL SETUP
The switching performance was measured by an inductive load double pulse tester (DPT) as described in [1] . Fig. 4(a) illustrates the circuit diagram of DPT. The device under test (DUT) was wire bonded onto commercial air-cavity quad flat no-lead packages [shown in the inset of Fig. 4(a) ] to minimize the parasitics [14] . A commercial gate driver IX2204 was used to drive the devices from V GS = −4 V to +6 V. A Coilcraft 470-μH shielded power inductor was used as load inductor and an Onsemi 200-V Schottky diode MBR2H200SF was used as the freewheeling diode. Fig. 4(b) shows the photograph of the assembled DPT. The input and gate driver capacitors are placed close to DUT to minimize the loop distance and thus the parasitic inductance, as highlighted in Fig. 4(b) . To prevent the noise from the load coupling into the gate loop, the power and gate loop were also separated, achieved by a source-sense connection in the device packaging. Gate voltage (V GS ), internode voltage (V INT ), and drain voltage (V DS ) were measured using a digital oscilloscope. The drain current (I DS ) was monitored by a high-bandwidth current sensing resistor T&M SDN-414-10 connected to the source of DUT. Voltage rise times around 25 ns are observed for all devices, extracted from 10% to 90% of the operating voltage (V DD ). I DS was measured from the voltage across a 0.1-current sensing resistor resulting in less than 50-mV output. While the roughness of I DS is in tens of millivolts and is consistent with that of V GS , V DS , and V INT , the waveforms of I DS appear to be noisier. This is due to the waveforms of I DS being displayed at 50 mV/div, compared to 10, 50, and 20 V/div used for V GS , V DS , and V INT . In addition, the step down in I DS is due to the charging of the parallel capacitance in the freewheeling diode in DPT circuit, which will not influence the comparison. On the other hand, V INT varies in the devices with different FP connections. Device A exhibits V INT of 15 V which is the lowest among all devices, while Device B shows the highest (39 V), as shown in Fig. 5(a) and (b) , respectively. Devices C and D with an additional FP on the E-mode part compared to Device B, exhibit similar V INT close to 33 V, as shown in Fig. 5(c) and (d) .
IV. RESULTS
The turn-off controllability via R G was compared with Device A and Device E with the same switching conditions of V DS = 200 V and I DS = 0.5 A. R G was varied from 47 to 330 , in order to observe the change in the voltage rise time between the two devices. Fig. 6(a) and (b) shows the switching waveform of V DS during turn-off for the Device A and Device E, respectively. Device A, as a typical cascode device, shows a little control over the voltage rise time with different R G , consistent with the other reported literature on hybrid cascode devices [8] , [9] . On the other hand, Device E exhibits 100% increase (25 ns) in the switching time when R G is varied from 47 to 330 . This is due to the additional "Miller capacitance" (C Miller ) induced by the FP connected to the gate of the E-mode part in Device E, as shown in the equivalent circuit in Fig. 6(c) . As a result, the turnoff switching controllability is improved and can be further enhanced by increasing the FP-induced capacitance (C FP−D ).
V. DISCUSSION
Despite different FP connections, Devices A-D exhibit similar drain voltage rise times, which is expected as the drain voltage transition during turn-off for the cascode device is mainly determined by the load current and the output capacitance (C GD−D + C DS−D ) of the D-mode part [1] . The capacitances at the internode (C INT ), which are dependent on the FP connection, include the gate-source capacitance of the D-mode part (C GS−D ), the gate-drain capacitance of the E-mode (C GD−E ), and the drain-source capacitance of the E-mode part (C DS−E ). They have a little effect on the drain voltage rise time and can be ignored, provided C INT is significantly larger than C DS−D [15] . Meanwhile, the connection difference in the D-mode FP of Devices A and Device B (C and D) does not change the geometric capacitance induced by FP and thus is expected to yield similar switching speed as observed. charges up C INT [7] . The charging of C INT completes at the same time as the drain voltage transition and is assisted by the displacement current in C DS−D .
Assuming the negligible OFF-state leakage in both D-mode and E-mode parts [6] , [7] and the gate drive current is sufficiently high that the Miller effect does not control the switching speed, the OFF-state V INT can be approximated by the voltage division of C DS−D and C INT , and is given by
This approximate expression shows that the capacitance matching in a cascode device depends on the ratio of C DS−D to (C DS−D +C INT ). By estimating the capacitance based on the device geometries and capacitance-voltage measurements on standalone devices with equivalent FP geometries, V INT can be calculated using (1) and shows reasonable agreement with the experimental results for all devices (Table II) . Device B with the FP connected to the internode pad, increases C DS−D , as illustrated in the equivalent circuit diagram in Fig. 7(a) . In contrast, Device A has a reduced C DS−D but larger C GD−D due to the connection of the FP to the source of the cascode, as shown in Fig. 7 voltage operation (i.e., >200 V) as indicated in (1) . One route to reduce the internode voltage during turn-off, is to increase the turn-off gate resistance (R G(OFF) ), as shown in Fig. 8 , which shows the switching waveforms of Device B under the same conditions except for a larger gate resistance of 330 . Similar drain voltage rise time (25 ns) is observed compared to the results with R G(OFF) = 10 . This is also observed from Device A as shown in Fig. 6(a) , and this is because R G(OFF) mainly controls the switching speed of the E-mode part in the cascode [8] , [9] . On the other hand, V INT was reduced to 13 V. Note that (1) is no longer valid for the estimation of V INT , since the equivalent circuit cannot be regarded as a voltage divider consisting of two series connected capacitors (C DS−D and C INT ). When R G (OFF) is large enough to cause the Miller effect to control the switching speed of the E-mode part, the displacement current cannot be fully consumed by charging C INT , which is limited by the insufficient gate driving current through C GD−E . As a result, part of the displacement current flows through the E-mode channel instead, leaving less current to charge C INT , and therefore, V INT is reduced. However, the use of a large R G(OFF) is not desirable to reduce V INT , because it does not lead to a reduction in the total capacitive energy loss at the internode [7] . Part of the energy, which is supposed to charge C INT to the voltage determined by the capacitance ratio (C DS−D /C INT ), is dissipated earlier due to the Miller effect (turn-on of the E-mode channel during turn-off) [7] . In addition, a large R G (OFF) can cause a slow switching speed of the E-mode part and limit the overall operating frequency of the cascode device.
Alternatively, we added an FP to the low voltage E-mode part to further reduce the ratio between C DS−D and (C DS−D + C INT ), as shown in the equivalent circuit of Devices C and D shown in Fig. 9 . The E-mode FP in Device C is connected to the gate of the E-mode part, and the FP-induced capacitance (C FP−E ) is added to C GD−E . On the other hand, the E-mode FP in Device D acts as a source-connected FP in the E-mode part, and C FP−E is added to C DS−E . As a result, the OFF-state Here, the E-mode FP structure of Device D is preferable to Device C because C FP−E in Device C increases the effective Miller capacitance (C GD−E ) of the cascode and can limit the switching performance [1] .
VI. CONCLUSION
Different FP connections in all-GaN-integrated cascode transistors were compared in order to match the capacitance and improve the turn-off controllability internally without the worry of additional parasitics. The experimental results showed that a D-mode FP and an additional E-mode FP both connected to the source terminal of the cascode device was optimum for the minimization of the OFF-state internode voltage leading to reduced overvoltage stress and capacitive energy loss at the internode. Alternatively, connecting the D-mode FP to the gate of the cascode provides additional "Miller capacitance" and enables the device to be slowed down via gate resistance when necessary.
